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PREFACE
'This report describes the findings of a abort (7-month) preliminary
study of the feasibility of using a so^:'.d-state transmitter for the Solar
Power Satellite. The etudy was performe^^ in the Microwave Technology Center
of RCA Laborator^.es. Thc^ Center's director is Fred Sterzer. Markus
Nowogrodzki was Program Manager for the study. The contributing scientists
were Erwin F. Be^.ohoubek, Morris Ettenberg, Ho C. Huang, and Franco N. Sechi.
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I . INTRODIIGTIdN
Th1^ report dese:ibes the finding of a shoat (7-m©nth) preliminary
study of the applicability of solid-stattt Cransmitter modules to the Solar
Power Satellite cO1lCept and the effect such an approach ms.y have on the pro-
3ected system. The program called for the development of background. informa-
t:+.on so that subsequent detailed tradeoff analyses of the various system
elentent^s could be performed. The study was concerned with three distinct
but interrelated areas: the overall system concepts, the characteristics of
the transmitter modules, and the active solid-state devices used in the.
modules.
The basis for the study was the Reference System 5PS a^ defined by the
Department of gnergy (DAE) and the National Aeronaut. is and Space Administra-
tion (F1ASA) in the Reference Sys^cem Rr-:port of October, 1978. Thus, the
fundamental characteristics of the system -- such us the transmitted micro-
wave-beam Frequency of ?.45 GHz, the basic efficiency assignment for the
system elements, and'the maximum allowed power denF,ity in the ionosphere --
were. accepted as basic tenets for the stu^ty.
The methodology of the study was as follows: In the first phase, the
system, module., and device investigations were pursued independently of one
another, the only guiding concept being general adherence to the. ideas de-
velop^d far ttte microwave tube-based transmitter. This line of investiga-
tion was at the specific request of the NASA technical monitoring activity,
since it was desired to assess the feasibility of simply replacing the micro-
wave tttermionic transmitting devices with clusters of solid-state device
elements. As described in this study, this approach pioved technically
imprudent -- for different reasons. An alternate approach -- a proprietary
RCA concept proposed. for various other large spaceborne structures -- in which
a solar-cell "blanket"' :Ls used to provide do power to a distributed array of
solid-state amplifiers whose output power is ^:ombined in space -- was then
analyzed, still maintaining the general constraints of the Reference System.
Devices and modules suitable for this approach were studied, and.. preliminary
designs suitable for further investigations were developed.
i
,.	 .. ^.,...x,	 y ,t. r	 ^ Wry	...	 __...	
:..
2The. driving force behind the study was the realization that the tech-
ttology of microwave solid-state devices has reached the.,,Dint where basic
Feasibility of replacing thermionic transmitters could ^e postulated, with
the attendant benefits to the ultimate system, notably greatly enhanced
reliability and graceful degradation of the transmitter. The mayor unknown.
of a solid-state transmitter approach is the possibility of attaining the re-
quired power-added efficiency in the power amplifiers by the use of solid-
state devics^s particularly gallium ar^^^^ ►4ide FETs, which offer the prospect
of simplicity of design in Future masu^ ^xnduct^.:^,n schemes. It was therefore
fudged important to include. in the program measurewents on an actual FET
power stage at the SPS frequency, even though such a task was not part of
the original Statement of Work. The results of this measurement, which have
proved quite encouraging, arc included in this report, and the amplifier
will be delivered to NASA as part of the effort on this program.
The concept of a solid-state SPS transmitter takes on particular sig-
nifioancc iri light of the latest findings concerning GaAs FET reliability,
studied by RCA under concurrent programs. The reliability tests are run on
amplifier stages providing about 4 W of output power at 4 GHz, with device
channel temperatures maintained at 200°C. (The criterion for "failure" used
in these tests is a reduction in amplifier power output by d.5 dB.) On the
basis of information accumulated to date, GaAs power FETs are predicted to
have a failure rate of 150 FITS (l FIT = l ,failure per l0^ device hours),
Which translates into a prat'ability of device survival in 30 years of the
order of 95%. Perhaps of even greater importance, these life tests are pro-
viding important information on the causes of failures in FETs, so that we
believe that we are already in a position to design devices having even
higher reliability.
r
-b.	 -_ ....	
_..,-,-^.r_^,
3II, SYST^^i STUAICS
A. INTRODUCTIQN
This study uses as a basis the Reference System SPS as defined by DO>;
and NASA in the Reference System Report of October, 197$, The implications.
of the replacement of the klystron transmitter by a solid-state transmitter
are considered. This leads to the conclusion that the direct replacement
entails an unacceptable weight penalty due to (^.) ttte thermal. control
system required for the solid-state device substrate; (2) the low-valtr^,,;e/
high-current power distribution and conditioning system; and (3) the d^„grada-
Lion of efficiency due to microwave power combiners required for high-power
modules.
An alternative system, based on an RCA concept proposed for many different
large structures in space, is considered. In this approach, a "blanket" of
solar cells provides power directly to relatively small clusters of microwave
amplifier SnOdL'laa ll^.^ing n;^1y tIlorierat^? pncggr otit^»t^ Thy mR^or problems of
the klystron-replacement system, namely those of lass of efficiency due to
power combining, losses in the voYtage distribution system, and. thermal
difficulties, are completely eliminaked in such a system. A nesw compl^.ca-
tion is, however, introduced, since. the system requires different orientations
of the solar blanket (facing the sun) and the m^Lcrowave array (facing the
rectenna); large mirrors in space are therefore required. The acronym
SMART (Solar Microwave Array Technology) is RCA's designation of the system.
B. THE REFERENCE SYSTEM DESIGN
We consider the simplified efficiency chain adopL• ed from the Reference
System as shown in Fig. II.I.
Some of the numerical parameters of the system are shown in Fig. II.2.
The reference system may be designed on the basis of the analysis by
Gouvau [1] who finds, for maximum transmission efficiency, that the trans-
mitter antenna should be fed with a Gauss^,an taper and a quadratic phase shift.
1. G. Goubau, "Microwave Power Transmission from an Orbiting Solar Power
Station," J. Microwave Power 5, 4 (1970)..
_.}	
,	 N
^k k ^
^ A
^r
k b
\ / ^
. ^.
^
k %
t § a
k ®
^r
^
k ^
n
^
mg
k K
^ k ^
/ \Q
^
r
a
^
^
/ ^^
^
^ /
§ ^
/
u
^
®%
^ u^
/^
^
^
^
^
k
^
,
^
3
k^
^
/
`
R
k^
^
k
k
^A
k
^
§
^
(^
k»
§
%
\
^
/
/^
^
^
k
^
^
ku
^
d
^
k
3
§q
\$
w
§^
^
2
^3
^
^
/e
k
^
/
k^
§^
§ƒ
n n n n n , n
^ ^ ^ ^ ^ ^ ^
k^
q
v
^¥
^
^
%
^mH
/
?¥
§
^
u
§
^q
i
/
^
t
)#^
ww
4
^? ^	 . ^k%< :	 ^^©^	 ^	 . ^ /	 ^	 ^	 ^
5
^.
N^
N^ N
	 V
O O ^
r^i	 ►^1	 00 0p^
	  N
N	
21f 211
t^ N	 ^	 ^	 ^	 ^	 M	 N
	
^ ^ ,^	 ^ ,^
^	 N^
r-1 ^j ^
	
a ^	 ^o ^	 ^,	 ^	 Ad	 q
	
R1	 h ,^.	 ^	 ^ ^	
O	
^
^ ^ ^ O r1 N
Q	 fl	 ^	 ^	 N	 ^	 1	 N
	
t!1 W ,^ ^	 A`+ N	 tq	 aJ cJ	 ^	 ^
N '^ ^ ^ ^ H a
H
	
N	 `A
	
o	 x	 ^	 "p^  ^
W	 ^	 H ^ ^	 z Z
	
Z	
^ v ^	 a A
04	
H
H Q	 HH ^,
	C^ ^	 x P+ A ^ ^ U N
	
v ^ ►-+ Q
	 ^ ^	 ~ W W ^ ^
	
y 	U
	
C ^ 
H W r7 ^	
'y^^ 
C'^ d ^
	 W ^ ^ Q
	
^ /W1
	
k 3 H
	
O ~ t/^ W a a V ^ W ^ 
►
a
^ c^G
	
v d ¢ cWi	 a ^ ^ ^' Q ai x d ^ ^ ^ a
	
w ^ a
c>~ are ^
	
^ w a i' ^ ^^ ^ ^¢ ^z°H	 W ^ ^
	
a " t^ -^ y	 z ^ ^	 W	 p^ ►a ^ c^
	ti ^ T q
	 2 ^ ^^ ^ A ^ Q W W v
ai .W,.
	
x	 ^	 w
	
a	 a
N
,^
^,
W
.^
H
E1+
V)
N
H
H
a
r^l
W
rt
a	 >.^.^	 .^_ ,	 ..
62
^ t Cp) ^ ^^^ ^xp -^ a ^ sxp ^- ^-^^	 ^^,}
G	 t
The product of they
 transmitting and. receiving antennas ^,^ conaCrainad
by the requirement
DrAt ^ 2aR
	 (^)
Fora minim►]. sire system we have
DrUt *^ 8.7 6 m x 10 6 m: 9 krn2
In tttis desi6n, ttte receiving .
 antenna patCern is also a 10-dB Gaussian.
taper with; tot^,;l power,
Pr ^ 0.31 pro 0r
	 (^)
A nomograph, which may be used for system design, is shown in Fig. zI.3.
This nomograph for system power assumes a transmission efficiency n t ^ 87x and
a reo4eni^^, effaoieney nc ^ $5^.
The lines marked. (A) , (}3) , pnd ^^ ) correspond NCO Fqs (^.) , (2) , and
(3) for ttte Reference SystemR Ling (C) is determined by the ma:cimum peak
received power density of 23 mW/cm 2 and a system power of 5000 MW. This
determines the rectenna diameter of 9.91 km.
Line (T3) is now drawn through the rectenna diameter and the transmission
efficiency nt 87^ to determine the diameter of the transmitting antenna
	
b t ^ 0.95 ktn. Using I? t 	^. and the system power P R 5000, we draw line (A) ,
which determines the peak transmitting antenna. power density p to R 2l kW/m2.
I'or device considerations, Che latter quantity is also given in terms of
watts per square wavelength as pmo ^ 350 W. .Since. this is a 10-dB taper de-
sign, the power density at the outer rim. of the rectenna is 2.:^ mW/cm 2 , and
the required transmitter module per square wavelength at the transmitter
antenna ram is 35 W.
Sind the paak received power density is limited to 23 mW/cm2 due to
presumed local overheating effects, we may consider that for reasons of
efficiency Che system wf,ll be designed to work at that Revel, Based ost. a
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8microwave device and c^.rcuit efficiency of n m ^» 80^, the system design pars-
maters are st^awn in Fig. II, 1+.
 The further assumptions made in t"ig. II.4
ara sa^ .ar-aa^l o^fic^.^ncy tts ^ ^.^X and power d^sCr^buC^on af^^ .c^,ancy
nd ^* 90x,. The substrate temperature of tt^ie solid-state circu^ .ts ie de»
rived from a two-sided rAdiating surface with emissivity of 1, The quantity
I,s represents the length of the aide of a square solar array required far the
system.. Silicon cells with a solar concentration rmtia of ^. are used in ^:he array.
The following equations are plotted in F'ig. II,4:
System Mower:	 P ^ 265 ^^ (t^iW)
Transmitter Diameter: D t * -^ -^. ^km)
m	
^N,.
Rectennu Pia^neter:	 llr 2.7 .1+
 
^m 
(km)	 ^^)
5ub^rt^:^^rt 1'ey^^pc^r^aturet	 7.t
tc '^ 7°00	 ^^ t?z,t (tC)
Solar t'anel Side :	 LA ^^ 7..67 ^^ (km)
where Pm is the peak module power per squared wavelength,
'tts is the ratio in percent of the trr^nsraitter antenna area to the
so7.ar-cell. area. A1.^. quant^.tias are read an the left ord^.nate scale except
Mts , xk, and Pm.
Two designs taken £rom t~ig. Iz.4 are shown as examples, and the derived
numerical results sire given in Table II.I, In addition, a third design,
derived from Eq. ( 1+), is shown.
C.	 ^I'S1tENCE SXSTEM TJ5^ OTC' SOLID-STATt; DtrVICCS
1.	 Temperature
A basic limitation on the use of solid-state devices is the need to
keep the device chasenel or function temperature to a maximum of 120 n C in
order to assure long life. :T.t is c!stimared that the temperat r;.^re drop fxom
the channel or ^unct3t^n to the substrate will be 80-60 °C, limiting the
substrate temperature to 40-60 °C. ]3y reference to Fig. II.4 or Table II, I,
we see that a nominal 2.0-GGJ system represents a reasonable upper limit for
a solid-state system that does not use special cooling.
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Figure II.4. SPS design (10-d'B Gaussian Caper).
I
..	 .<.T..r»^w,^.^y ,
y^
^.a
`1'Al1T.l xT.l..	 Sl.'S lll;Sl(iN ('LO-ctif (;RUSSIAN 'PAPG;R)
besi6n Ucsi^n Dcsi^n
>'arrimeter Sy^nbal. Unit ^ .(1? (,^	 2)„^^, t^)
System Power P rnJ 1..000 ?000 5000
Peak t•todule Power Pn^ w/;12 IG 57 3S0
'1"rnnsn^^Gter L^iamo,Cer AG km 2.^, 1.5 0.^5
ReGCennn n3,^atneCer Or km 4.2 5.9 9.3
al.ar Array Side I,s lan 3.2 4.G 7 ..25
Su17sGraCt^ `1'c^mpc+^'t^turc^ Tk(TC) 4^(°C) 211i(-59) 302(29) 4713(205)
Ares► ttz^tio Mts X 34 8 1.
^olt^al;c lliatar^.^^uG;^an
'1'ht^ lclystrons use.cl i.n Gli^* t:uft^^^^,5nc^c^ Sysl:an^ taro 1^:t.^ylt^vo^.^.^t;^^ cic^v;i.aes,
opc^r:at^cltj 1,1G 40,000 V. The ao].id—st,taC^^ dav^.cczs are low-v^^}^,Gnge ^ievi,Ges
epe:rs^Gint at ^.0-^'.'.0 V, uricl ^t.t ^,^ny larx Ps^u^^,1^^c^ t^^ t^3^ex.^i^L ^r aG^';i.ttf; u^ V'^asa
devio,es J.tt stories al: a :^tr^.cit; vult^t.^t,e of 200 V. '1,'tic^ dcv^.ce current wtau^,d
tali^ai hr^ ^.nr^xeased ley ^^ fae^tor 171: 200. S:t,^tet^ Che aondu4tol loss ^.s Swan try
l:lt ^ I2 (p C /A) ^ we st^c tt^ttt; Ctte cross^sca,C:i,otlstla area of Gtie power conclucGor
line musC la4 increitsed tay a faeCar of (200) 2 ^ ^+0,000 Co keap clie losses
Clio ;;ame !.n tlit± lclys^:rou rind ^olicl—stat+^ cases.	 'fttis ^oill ant;ti:t.^. ^t coe,l.^,liG
penalet^y.
A ;^^.'GUnd we.it;ht; pe,n^ilCy wl.1x. lie incurred '^tt Chcy. powc:^- con.diCion;lti^ or
d^^/cic; Gonvers;i.ort 4ysCr>m. :Tn ardor to re.durc the GonduGttox wc;i.^lit :i.t would
bc^ prefezcil^].e to disCr^.Uut,c Che paver ut the l^^.gti valCa^e (40,000 V) t;,o ^.ar^c
p^ne^.s where iL r^rould l,t^ Crtittsfarmed Co s^nttti. ^. ►tCenncdiatc valtal;e (e.1;. 2000 V1
and Chen d:f.stritautt?d Ca tt^e stritLS level, where 1.t would be converted to 200 V.
llcrt^. again we incur a wc^^.t^hG tac^rit^;lCy t^eGnuse o,i: Clae requirement of a ttvo^pusa
val^a^e canvtsrs;i.on and distril^uC^,o ►t sysGc^m,
^ .	 MiGrowavt^ Tower Gomt?^.^ners
`.L't^t^ :^izd:Lv,Lduti^. sol.icl -state dL^v^,ces are ^.nhcrcnC:l:y limited t:o power an
tl^e arde^' o:[` 3^5 1J. ',Cherefare, the output~ power from. n lurSe number of
d^^.vicc^s wi^.^. have to be court>incd in order to achieve Ghe requ.t^:ed nodule
^^,< ..	 ,,y,/^ _ .. _ ^ _^^ .. _ .^.aor...^ti
ll
power. This wi^.l entail reflection and txarlamission losses in the microwave
circuits ^ Cvet^ Chough each purti^ular cantt7{^ner may be designed fox a loss
of only a few tenths o,C a dQ^ibel, the large ccctmber of combiners will produce
n s+^rious degrscd^ction in efficitnc^y with a idorisequent increase in priutary
power requlxnmertGs.
D.	 Cf^rtPATtISON OP 5-G1J R1Jt^gRGNGC SXSTCrf AND 2-GW SOLIb-STA1'>; SYSTEM
7.'lce muss statemettC in the Reference Systeut lieport has been used. Ca
estimate the muss of a 2-GW solid- state. system. Tt should be noted that
this is u very crude estimtite because it involves many unknowns.
Table xx.2 shows the comparative muss statements and the scaling
factors used. The notes indicate the furtticr assumptions made in deriving
the estimated. quantities.
As a figure of merit, tice specific rawer (ratio of total system power
Co system mass) is compared. The conclusion that. we dxaw from this cota-
parisori is that the solid-state replacement falls below ttre lelystrarl system
by 30^.
>^.	 s^tn^T sxsTErss
Sic^ce the. direct replacement of klystrons by solid-state devices ap-
pears unattractive, we are led to ^rtilize the nta;Jor advantages of solid-state
devices; in other system coilcopts, these are fang life and high relinb^.^.ity,
Sitiae the solar cell is itsc^l^' a solid-state device, we think in terms of
structures that it1L• egrate the microwave device mare closely with the solar
eel].. Ta this end we Nava proposed tltie application of S^tAR'1' (Solar Dticro-
wave Array x'echnology) modules to ttze SPS . SriACtT modules had originally
bean. proposed for communication satellites acid. other large space structures.
Instead of using the exponential tapr^r design, wtt^.cli tends to optimize
in the ri3.rection of smaller, high-power transmitting antennas, we consider
uni,t'arm microwave power distribution. This analysis of SPS systems is based
an the study of parallel or tubular beams by Ramsay [2].
'^. ^ .T. I^^Ratnsay, "Tubular }3eants froth Radiating Apertures," col. 3 of Adv.
riit;rawaves (Academic. Press xnc. , New Y prk, 1968) .
Q^
^!.	
.i..a	 -f.,e A::.	
... ..
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TABLE II.2. SPS SYSTEM MASS COMPARISON (KLYSTRON itEFERENCE va 50LIA STATB)
Referent^e System Scaling Replacement System
,^iian__ City Un;Lh Kl strop ^^ T'r^ctor ^So1i.d State)
St^stent ^'aramcters
System Power MW 5(: ^ 2000
Peak Module Power W/a2 35( ► 100
Microwave Efficiency X 85 ?^1)
Transmitter Diameter km 0.95 1.5
Rectenna Diameter km 9.30 5.9
Solar-Cell Area lan2 50.1 30.6
riass 106 kg
Solar Array
Solar Cells 22.1 Mass/area 13.5
Structure 3.8 Mass/area 2.3
Power Distribution 1. 1 riasslareaJ 0.4
solar power
Control 0.3 Mass/mass 0.2
Antenna
Microwave Circuits 7.2 0.05(2)
Structure 1.1 Mass/area/ 1.6
do power
Power Distribution 2,2 Mass/area/ 4,8(3)
do power
Thermal Control 2.2 0
Control 0.8 Mass/mass 0.4
Total Mass: 40.8 23.3
Specific Fower W/kg 122..5 85.8
Notes:	 f,l) This assumes p = 80% reduced by .L.5 dB due Co combiner loss.
(2) This assumes lcg per module.
(3) This assumes a factor of 1.5 for a 2-pass power conditioning system.
.,,
.	 ^^	 ^,	 ^	 .
X3
Put vary simply, a uniformly illuminated apertuxe may ba focuoeci to
maintain its cross section Co a distance, known as the Rayleigh distance,
given by
1)2
Rr '^ 2^
T'or our purposes, focusing means suitable adjustment of the phasesk^ift at
the microwave fields across the transmitting apertura. The possible applica-
tion to SPS derives from the numerical value for the transmitting aperture,
i.e., the diametex of the transmitting antenna when the distance from the
Earth to the satellita in geostatioiiary orbit ,^^ made equal to tkte Rayleigh
distance.
Let Rr ^ 3G,000 km.
Then D^ ^ 2aR ^ 9xlO G m and D t
 ^ 3 km.
This tells us that an antenna of diameter 3 km at a frequency of 2.45 GHz,
wavelength 12.2.4 em, will. gave a Rayleigh distance equal to 36,000 km, nr
the distance from Earth to geostatl.onary orbit. Using the average solar
constant S o ^ 1.350 W/m2 , a solar efficiency of 13%, and a microwave ef-
ficiency of 80% we Find a uniform power density at the antenna of 14 mW/cm2
and a total radiated power of 992 MW. 'Shis beam, when focused at the rec-
tenna, produces a power density on axis of twice the transmitted power
density or 28 mW/cm2 . Since this is above the ionosphere limit, we must
reduce the solar cell and microwave module density, keeping the same aper-
ture, by a factor of 23/28 or 82%. The transmitted power is now reduced
to 81,5 I^1W. A rectenna of diameter Dr = 1..2.2 km, Dt ^ 3.7 km will. collect 84%
of the transmitted power or G85 mW, giving a system power of 580 MW, allow-
ing for 
roc	
85%.
Tn order to keep the sunlight directed onto the solar array as the
satellite Boas around its daily orbit while keeping its microwave aspect
directed to Earth, an RCA proprietary design provides fur two mirrors. one
fixed and one rotating at 45° to the satellite. Each mirror area is thus twice
^	
a	
___—
^^^
1G
the area of .the transmitter array. However, these large mirror structures
are made of a very light material, e.g., aluminized Kapton*
 (12.5 }gym) with
a mesa of 0.018 kg/mz.
A comparison of the Reference System and a SMA^ix system. is shown in
Table II . 3. This rough estimate indicates that a SMART system has a specific
power of lOf above the klystron Reference System.
Further consideration of uniform apertures does not show any a pr.fori
reasons why the SMART System aperture cannot be made larger. As the antenna
diameter is increased, the distance from satellite to Earth becomes smaller
than the Rayleigh d^.stance, and the Field pattern at the rectenna must be
calculated. by near-field instead of far-field approximations. The general.
effect of the near-field reception is to lower the power density at the center
and increase the power density across the beamwidth. This means that a
larger transmitting antenna does net require a smaller receiving antenna.
Since the larger SMART systems have the same power density as the small
systems, the specific power as a figure of merit should remain constant
since all the parameters scale directly with area. Two designs for large
SMART systems are shown in Table II.G.
The power density at the rectenna for the large SMART system is shown
in Fig. II.S as a function of radial distance from the bore sight axis,
assuming normal incidence. For comparison, the same parameters for the
Reference System are also shown.
F, NUMERICAL CALCULATIONS OF SMART SXSTEMS
To obtain a more accurate estimate of SMART sys 't`em performance, Che
radiation pattern was programmed and calculated numer^ .cally. Neither
far-field nor near-field approximations are made in this program; the only
approximation made is that the transmitter antenna diameter and the receiver
antenna diameter each be much smaller than the Earth
-to-satellite distance.
E. I. du Pont de Nemours & Co., Inc., Wilmington, DE.
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,5^z^ hem I^arametars
Sy ►^ tem Power MFG 5000
Peak rfadule Power W/J12 350
Microwave Eff iciency x 85
Transmitter Diameter km 0.45
Rectenna Diameter km y.3
Solar Cell Area km2 50,1
Reflector Aron km2 0
Mace 106 kg
Solar Array.
Solar Cells 22.1
Microwave Circuits 0
Structure 3.8
Power Distribution 1.1
Control 0.3
Antenna/Re:^Zector
Microwave Circuits 7.2
Structure 1.1
Power Distribution 2.2
Thermal Control 2.2
Control A.8
Total Mass: 40.8
specific Power W/kg 122..5
580
1.73
80
3.0
3.7
5.8
28.G
Mass/area	 2.6
O.Oy(I)
Mass/area
	 0.4
0
Mass./mass	 0.03
0
1.0(2.)
0
0
Mass/mass	 0,1
4 .2
138.6
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TAI^I,E II.3. 5PS SYSTBri MASS COMPARISON (KIaYSTRON REk'TRENCE vs SMART)
Reference	 Scaling
	
SMART
uuntit	 Unit	 (Klystron)	 Factor	 System
Kates: (1) This is based on a 3-W module on a 1.3 a x 1.3 a spacing and
1 g per module.
(2) This assumes a 12.5-} gym Kapton at 0.018 kg/m2 and an equal mass
of supporting sCructuze.
2	 15P
( mW/c m2 )
10
5
0^
0
:i6
TABLE zx.G.	 S2`S DESIGNS (SPiART)
SMART sMAxT SMART
Parameter .Symbol Unit Small Medium Lame
System Power P MW 580 2380 5000
Module Power Pm w/^2 1.73 1..73 a..73
Transmitter Diameter(1) Dt km 3.0 6.0 8.5
Rectenna Diameter Dr km 3.7 6.0 8.5
Transmission Efficiency n t X 84 86 90
Reflector Area km2 28.4 113.6 228.0
NOTE (l)c Solar array diameter is the same. as transmitter diameter.
25
6 GW SMART (Dr = 6,5 km
-^--- b GW REFERENCE (Or =9,3 km )
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Figure II.5. Power density for the large SMART system.
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We aspume u uniform power distribution in the SMART antenna and a phase
variatiara propartiont^l to the square of the radius.
In figs. II.6 through II.B +^e show several. typical calculations for a
7.8-GW SMART system. T,he phase shift shown is the total phase shift at the
edge of the Circular antenna as compared with the signal. phase. at the center.
The table and the graph show the power density at the rectenna as a function
of radial distance from the rectenna axis. The efficiency calculation gives
the ratio of the power received by the ;rectenna area of the given radius to
the total radiated power.
A comparison of the three power density patterns shows the effects of
applying a phase shift of +22.5° as compared with a uniform-phase antenna.
The +22.5° phase shift has the effect of pinching in the beam somewhat and
producing higher peaks. The -22.5° case shows lower peaks and a broader
pattern. The relative beantwidth may be fudged tram the efficiency at the
lama diamet:L, e.g., at 4.0-km radius ($.Q-km rectenna. diameter). The
uniform-phase antenna gives an efficiency of 86.66%, the +22.5° antenna
gives 88..08%, and the -22.5° antenna gives 85.07% into the same 8.0-km
rectenna.
The same programming technique may be used to calculate antennas
having nonuniform power-density distributions and different phase varia-
tions.
..
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Figure II.7. SMART 5o1ar Power Satellite ^., radiation
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III. AEVxG^ STCID^^:S
A.	 ZNTROnUCTI pN - t'lill.XMINARX ANAhYS1S
The device-eatudy portion of the program centered on designs far $album
arsenide field-effect transistors and emphasized the tt:adeoffs of
(n} power output versus eff^.ci.ency;
(b) do voltage versus efFiciency.
Tha power-added. efficiency of the pawar amplifier stngas is abviou^tly the
dominant para^sf:er in the solid-state SPS trar^smi,tter array, and the affect
of efficiency aptimixAtian on the ath+ctr oparati.ana7. charactari.skics of these
amplifiers must therQfore be carafull.y considered. A lcey factor in the da-
velapment of high-efficiency ampli.fi.a.rs is the ability to study the current
and voltage waveforms whip the active device i.s operating under large-signal
conditions,. RCA recently develop ad a special t^ieasurement setup for the
analysis of saturation phenomena in power MRSFRTs operating at 3 G^?z. 'phis
measurement system, consisting of a computer-catttroll.ed sampling oscilloscope
and associated hardware, is describad in Ref. 3. A copy of this paper is
attached as Appendix A.
Some of the conclusions reached from the previous study with this equip-
ment are very pertinent to the amplifiers used in the solid-state SIBS trans-
mitter. Specifically, we found that when a power riCSFET is biased and tuned
far maximum output power arty efficiency, the peak voltage between gate and
drain exceeds the breakdown of the Schottky barrier. Coe. noticed that power
saturation was caused by breakdown and forward conduction of the Schottky
barrier and not by voltage clipping or current saturation on the drain. In
the design of high-efficiency amplifiers particular attention will have to
be paid to limiting the peak voltage across the Schott:^'y barrier. The wave-
form measureut^?nt system will be important in these design efforts.
3. F. Sechi, Ii. Huang, and A. Perlman, "Waveform.; and Saturation in GaAs
power MESFETs," Proc. 8th European Microwave Conf., Paris, France,
Sept. 1978.
..	 -
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Thin approach will acctuire even BromCOr importances when the device® era
opea.;;ed in a Claw ^ mode [k,5^. In principle, thin made of operation,
which relics on fast switching of thedQVh^e Pram mn "on" to e►n "off" statQ,
results in a^ vary high efficiency, but is difficult to implement bec^ ►use of
the devices limita^tians,
The desirability of uR°tng hlrhsr-trolt;a^a FETE is x^e^,ated to the problem.
of valtagcs distribution and is therefore of particular concern witsn onm ut-
tempts to repl,:,e the tiigta.-power klystrons (ear other tttermionic devices)
with ao'^id-state amplifier clustears in the References System. ttow^svar,
higher-power ac>,d higher-voltage device designs entail penalties in efficiency
which must be weighed caarefully.
A typical device design for 20- V operation Ott 2.45 GFtx inval^+es a charge
density of 4 x IOIS c:m^'S , a thicknea^s of ^ ^ 4. $ lam, and a device gets lea;agth
oaf ^^ . 2.5 }am. This is predicted to yield unit ctAlls providing 1.5 W of aut-
t power, a gain of G ^ l2 dB, and an efficiency of abaeet 60%. If eight such
u^eit u^11s were to be combined, th.? c;:mbin°tion leas would be t3.d d8, yielding
a power output of 10.45 "^ at an efficiency of 52% -- clearly too low for SPS
purposes. Tn a more. general. way, there is a basic power otxtpuG vs dfficiency
tradeoff in power FETs. The theoretical relationship between Ghe wave shape
(and conduction angle) and the efficiency on one hmnd, and the conduction
angle 8 and the power degradation factor on the othea`, indicates that the
best. compromise between power and efficiency is for conduction. angles between
30° and 45°. The maximum theoretical. efficiency is 90%, but this is the
limiting case for zero conduction angle. and no power output. At the other
extreme, for maximum power output obtainable with a given device (9 ^ 90°),
the. theoretical efficiency is 64%. The best• compromise between power and
efficiency is far conduction angles between ®^ 30° and 9 ^ 45 °. for @ ^ 34°,
only one-half the maximum. power can be obtained at a theoretical efficiency
4. N. 0. Sokol. and A. D. Solcal, "Class g , n New Class of High-Efficiency Tuned
Single-Ended Switching Power Amplifiers," xEEE J. Solid-State Circuits
SC-10 (3), 168-176 (June 1975).
S. r. Raab, "Effects of Circuit Variations on the Class E Tuned power
Amplifier," IEEI: J. Solid -State Circuits SC-l3(?.), 239 -247 (April 197$).
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of 85.5%. For 0 ^ 45°, 0.707 Pmax is ach^levable at an efficiency of 8l'l.. Iiiglt-
efficiency amplifiers will have to fa11 within the above limits.
'Cate first design considered itl the study was a Schottky-barrier gate
FET (MFSFET), a device now widely used for low-noise and medium-power micro-
wave amplifiers, including those used in spaceborne systems..
In Fig. xlz.l ^, depicted a sketch schematically representing a Setlottky-
gate FET. In a MESFET, the Schottky-barrier gate contact is essentially in
the same plane as the source and the drain contacts. The gate metallization
is defined either by car^aful alignment fixturing or by a self-aligned fabri-
cation approach. The detailed process steps for the fabrication of self-
aligned gate FETs are described in Appendix B. The alternative process for
the definition. of a FET gate is similar to the self-aligned process except
that an additional photolithographic step is required to precisely align
the gate between the source and the drain.
In ^.ppendix B, we have shown that it is possible to package the MESFET
in flip-chip form, so filet the heat generated in the FET channel. can be con-
ducted through plated-up metal rather than through the GaAs substrate. In
addition, the parasitic source inductance of aflip-chip-mounted FET can be
Icept at a minimum.
In the more detailed analyses of two different types of FETs we have
concentrated on maximizing the device efficiency, with only secondary
emphasis on extracting the maximum power from a specific design. Since, as
became apparent from the. system and module portions of the study, the recom-
mended concept of the solid-state SPS transmitter appeared to be clearly
favoring a SMART-type approach, the lower-voltage versions of the designs
did not represent e, limitation from the ultimate system point of view.
B.	 FET DESIGNS
1. Analysis of High-Efficiency MESFET
The theory of operation and the design model for a GaAs MESFET is fu11y
described in Appendix B. When applied to a high-efficiency design for 2.45-GHz
operation, these principles lead to a sample design having the following dew
vice parameters:
^_	 ^	
^ u..:
^ ^^ ^
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3.	 Tlt^rcnal Attalysia .. JFI;'i'/rSg S1:1;T Comparison
rn order to reduce the source-gate and drain-gate capncitattce of tt .11:1:T,
tiro source and the draitt lttterdigital finger letlgtlts are kept as small, as
p gssil^le. A a.L'11^G11 at Cite ordez o f 5-1.0 um is preferred for achieving both
small capacitances and. sntal.l resistances itt tltc ittterdigitated zingers.
Because of the ranter small finger length, the Ji^)JT ttas to be mounted. sub-
strafe-side down. 'thermal flux l;enerctted at the )!>d'i" channel. has to flow
through the GaAs Substrate, which ltas high thermal. resistivity. 'lltis is iu
catttrast to the situation with Cite flip-chip-mounted rf)35rI:T, us previattsl.y
explained.
We have carried. out theoretical calculations of T^'XT thermal. resistance
for Uotlt the suUstraCe^-sl,de down and the ,flip-cltl.^ cases. 'i'hl.s l.s l.nclu^ied
itt Appendix C. 'The thermal. resistance of a i'l^T-mounted Substrate side dawn
depends heavily on the substrate thickness, as expected. Under normal» con-
ditions, a substrate Chicicness of 1.00 µm can Ue achieved. IC is possiUle
to reduce the suUsrrate Clticicness to 25 um Uy a slightly maze cantplicated
fabricaCion procedure, lde will calculate the operating temperature rise of
a JrET whit a 25-um-Chicle substrata. as camp^tred to a TiBSr)T. ^+?e will also
calculate the degrctdatiatl itt performance of u JrC'i' duo to its operating
temperature Ueing higher than that of a D1^S1gT. From T'ig. C-2 of Appendix C,
we .find that the thermal. resistance of a J1^ET with 7-nnn gate widL• tt and 10-gym
source and drain widths is l4°C/1J. Aflip-chip-packaged M);Si^ g'i' with the
same gate width would blue a thermal resistance of 7.5°C/W. Wlten un output
power of i^ LJ, a power-added eLficiet1cy of G5^, and a gaits of l0 tiB are
assun►ed, the do input power is 5. SG 1J. '.l'he paver dissipated is 1.9G W. Tltc
Cemper:tture rise is therefore 27°C for a JI'?;'i' and 14.a°C far a I^iGSF1;9.'. 'Phis
difference in temperature rise is not large enough to cause any appl•eciaUle
change its drift mobility and rf performance.
The source inductance cif a J'1!BT can Ue kept small. Uy use of a gold ribbon
Uond from the source pad to the rf matching network. This source inductance
is comparaUle to the ribbotl inductance of a flip-chip riL'^F)T between tltt^
Bata pad and the rf matcltins netwat-lc. Therefore, we clo not expect a substanti^^tl
degradation in rf performance resulting from the source ribUan it^ductunce.
a_
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The abave calculaL• iotts indicate that the performance of a JrCT is
roughly comparable to that of a PiLSFgT for fife SPS F^ipplicatiotz. Experituental
effort to verify tl^e theoretical calculation as well as an accurate thee-
retical mod el would be required to make a more definite recotnmetzciation as to
the basic rL;'.0 configuration to be used iti the SPS transmitter.
C.,	 ^iPLIFTCtt 1`fEASilI^pfGNTS
Although the assembly of an experimental. amplifier was not contemplated.
in the original Work Statement, measurements on such a unit were fudged im-
portant as the study progressed and -^- with the concurrence of the Technical
Pfonitor -- a power amplifier stale using a commercial rET (1?L,C 30) was as-
sembled and tested as part of the program. The microwave circuit, built with.
microstrip lines on Al203 substrates, was computer-designed and. experimentally
optimized for operation at m^,tximum power-added efficiency. We measured. a
maximum power-added efficiency of 5$.5% with an output power of 3.05 W and.
an associated gain of G.£i dB. Tlie output power and power-added efficiency
as functions of rf input drive are shown in Fig. TTI.3, together with some
of the operating characteristics. The measurement results are tabulated
in Table TTT.I.
The device operated iti Cla,s AB with the bias optimized for maximum
efficiency. Since the gain of the device is not very High, the effect of the
input power on the power-added efficiency is rather high. Tn fact, at the
maximum efficiency point, the drain efficiency reaches a value of 75%; t11is
indicates that a ma,^or improvement in power-added efficiency can still be
achieved by increasing the gain.
We also noticed that, for high-efficiency operation, the tuning of the
circuits becomes unusually critical, which is probably due to variations in
the shapes of tl^.e voltage and current waveforms at the gate and the drain
of the I:ET. We suspect that the third. harmonic, at 7.35 GHz, has a great
effect on the output power and efficiency at 2.45 GHz. The optimization of
the device operating parameters and of the device-circuit interaction be-
comes exceedingly difficult to handle with simple experimental techniques.
Tn order to attain truly opt3.mum perf ormance, we believe it necessary to
carry out a careful analysis and control of the waveforms in the active device.
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TABLE IIT.].. TEST ON EXPERTMENTAT, POWER STAGE - FLC 30, FET 11441
Vd	 VG	 Id pin Pout G n
(V)	 (V)	 (mA) (mW) (mk') (dB? (y)
10.02	 -3.37	 364 54.4 483 9,5
385 106.8 978 9.6
410 21.3.7 1789 9.2
411. 427 2580 8,0
411 534 2926 7.4 57.9
411 587 3001 7.a. .58.7
409 641 3049 6.8 58.8*
408 694 3078 6.1 58.4
408 748 3096 6.2 57.4
409 801 .3115 5.9 56.6
411 855 3134 5.6 55,4
Bed
 st e^c3ency.
Tha above measurements were performed with the FET carrier and matching-
circuit elements not permanently affixed. For the delivery to NASA, the
amplifier (using the same transistor) was reworked, the unit was reopti-
mized, and the circuit elements were soldered. A photograph of the amplifier
is shown in Fig. IIT.4. The operating data of the unit are presented in
Table ITT.2. Zt will be seen that the performance varies somewhat from the
initial data. (The maximum efficiency measured on the amplifier was 58%
at an output power of 3.065 W, compared to the previous measurement of
58.8% at 3.049 W.)
Note; In making measurements on this amplifier, it should be placed
on a heat sink maintained at room temperature or below. The recommended
values for VG and Vd
 are -4.O1 V and +.10.14 V, respectively. In turning the
amplifier on, -VG should be turned on first, then +Vd . In turning the unit
off, +Vd should be turned off first, then -VG.
_,^,	
_
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1.1H1.F 111.2. TEST UN HIuH-liFF1C1h:NCY 2.45-GNx PUWF:R
AMPLiFIh:K (DELIVF:RAHI.E VFRSIUN)
Vd V`
id hin houc C n
.^ ^. ^^^ .^w^ dB
10.14 -4.01 259 77.1 505.4 8.2 16.4
274 103.5 109 8.3 21.8
^86 127.1 882.2 8.4 26.0
IUO 152.8 1054.2 8.4 29.6
{16 199.2 1401.7 8.5 36.4
+48 250.6 1755 8.4 42.6
i64 315.6 2070.9 8.2 47.7
X14 377.7 2304.9 7.6 50.8
,86 474.1 2609.1 7.4 54.6
+91 519.1 2737.8 7.2 56
X96 582.6 2889.9 6.9 57.5
+99 642.6 2983.5 6.7 57.9
j99 681.9 3030.3 6.5 58.0
•00 714 3065.4 b.3 58.0
Figure III.4. Photogrr ►ph of hitih-efficiency power
^^mplifier Ktal;e (dc^l iverable version).
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IV. MODULI; STUDIES
A.	 INTItODUCTOTtY ANALYSIS
Fox purposes of this study, we define a mfcxownva module as the trans-
mitter elements that convert solar energy :^nt q
 microwave energy, amplify
the microwave power, and dixect the microwave power to an element of d•►e
transmitting antenna array at the correct phase to generate the microwave
beam. (The antenna elements themselves also form part of the "module.")
An approximate allocation of system costs per watt of output power may
lie as follows;
Structure and Solar Cells: lS%	 ($0.23/W)
Construction in Space: l0/. ($0.1.5 /W)
haunch: 45% ($0.67/W)
Rectenna: 2q% ($0.30/W)
Microwave Module: l0% (50.15/W)
Total 100% ($1.50/W)
M.,dule efficiency has a pronounced. effect on overall :system design, and
design tradeoffs involving optimization for efficiency must therefore be care-
fully considered. Zn particular, the power-vs-efficiency consideration is of
great importance, since this is a fundamental. tradeoff in the FET devices.
The combining and dividing losses involved in paralleling many devices
strongly affect module efficiency. The economics of feeding a number of
antennas from a single amplifier are also questionable, since the circuit
losses as well as device-combination losses quickly decrease overall efficiency
to unacceptable levels. Finally, studies of do power disCribution systems
have led us to concur with Che findings of the Rockwell Third Quarterly Re-
view (12,/].6/78)
(1) The power conditioning system required for a solid-state design
in which the klystrons are replaced by clusters of solid-state amplifiers
incurs a severe weight penalty even if the very optimistic do-to-dc converter
performance projected for 1988 were to be achieved.
(2) Power combiners for the solid-state amplifier clusters will impose.
a severe penalty in eff iciency.
_._.
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We are thus led to the conclusion Chat rt system des,tgn .in which a mult.i-
pl.icity o^ law-power modules der.iv^+ the.tr energy d.txeotly .from the elements
of the solar-e@11 array is the preferred approach to the solid-state SPS
transmitter, since in such a system the efficiency penalties of the microwave
modules as well us both the efficiency and weight penalties of the do distribu-
Lion system are not incurred.
Accepti,tg this approach, it becomes of interest to determine the modulo
power limits based pn utilization of available solar power,
An assumed maximum antenna spacing is 4A, Caking into consideration that
increASing antenna spacing Leads to poorer steerability, higher sidelobes,
and more complex individual antennas.
Far a ^ 12 cm and a spacing of 4a, the total area/modules ^.s 2304 cm2.
Total do power available from solar panels is 2304 x 0.01.5 34.6 W. If an
ampl3.fier efficiency of 80% is assumed, power output is 27.6 W (higher power
devices have lower efficiency).
Thus, an upper limit of power is about 30 W/module, if power combining
in the amplifier and power dividing into several antennas are excluded.
A similar calculation far the lower limit of power/module when a ^/2
antenna spacing is used (providing good beam steering and low sidelobes) yields
an area/module of 36 cm2
 and 540 mW o.f available do power. With an 8S% device
efficiency the maximum output power is 460 mW. here there are not thermal. or
impedance problems, and the device efficiency is close to theoretical -- but
the number of elements is prohibitively high.
A possible compromise may be the use of two 1.5-W devices working in
push-pull, Class ^. An efficiency or $5% can be expected, and the impedance
and voltage of the devices can be designed to provide a direct match to the
antenna.
B.	 MODULE DESIGNS
The following two designs, based on a transmitting antenna concept
utilizing 3-W microwave modules with dipoles spaced on a 1.3 ^ x 1.3 ^ grid,
were investigated further. xn this arrangement, 16-module clusters providing
about 50 W of transmitter power would be employed, all controlled from a
single receiver module which would include. the phase-control circuitry for
the 50-W cluster. Two separate module/dipole configurations have been
3k
considered, the common idea being the placement of the etmplifiers in direct
contact with. the c ►ntenna dipoles, the met^►llixatian of the. dipoles thus
providing effect^.ve heat-dissipation areas,
^..	 High-Q Design
Tn this ararangement the antenna elements are printed on i^ 3-mil Kapton
sheet spaced ^./k away from the (metallized) back surface of Che salar-.c^11
blanket• The amplifiers use two 1,5-v devices in push-pull. Cach ampli-
fier uses lumped-element circuits anal "bump"-mounted GaAs FE'Ts, all on a
0,5-em x 1-cm sapphire substrate. The modules are fed by balttnced lines from
the receiver and are supplied with do power via feed lines extending across
the space from the solar blanket to the antenna street (sae Fig. TV,l).
2.	 k'atch-ttesanatr^^° D •r^i.gc^
This concept envi.^e^^E^•^^^ ;,c ?0-mid thick plastic grid betT^teen the solar
blanket and the µat rpr^n^ .•Y'^^^.'^^^!:s. here the c ircuit efficiency is 'lowar^ ^,nri
single 3-W chips a.re :^^a^.e^•^v^.d in the two-stage amplifier (see Fig . . zV,2) .
The two arrangements represent essentially a kradeaff between efficiency
and mechanical com}^iexity. The h^.gh-Q design requires much easier impedance-
transformation designs between the amplifier and the antenna, while. the patch
resonator antenna is simpler, but less efficient. Loth approaches represent
designs witt: a weight of .Tess than 1 g/W, compared Co the Acftarence System
figure of 1.5 g/W.
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I'ipure IV.2. Patch-resonator design.
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V. CONCLUSIONS AND RECOMMENDATIONS
A.,	 SYSTEM CONSIDLRATIONS
We conclude that the simple replacement of the SPS transmitting antenna
using t^lystrans by a solid-state transmitter in the Reference System design
is not advisable far th y: followiztg reasons:
1. The Re.f^erence System design leads to smaller transmitting antennas
as the system power increases, requiring a high power density. To avoid the
high temperar.ures which follow from high power density, an extensive cooling
system is required; this entails a considerable mass.
2. If the system power is reduced so that the power densj.ty becomes
suitable. for solid-state devices, the power distribution and conditioning
system must be increased in mass to accommodate the inherently low voltage.,
high current solid-state devices,
3. Reference System designs for 2-GW systems using solid-state device,
will require moderately high module powers which will have trr be realized by
combining the microwave outputs of a number of devices. This power combining
will tend to reduce the overall efficiency of the microwave transmitter.
We estimate that a 2-GW solid-state system using the Reference System
design will have a specific po'.er figure of merit which is 30 "/, below that of
the klystron Reference System, Specifically, the system power to satellite
mates is estimated at l22 W /kg for the Reference System, and 86 W/kg for the
solid-state replacement.
By the use of the. SMART (solar Microwave Array Technology) concept, a
more advantageous system can be designed. When the solid-state devices are
directly coupled to solar-cell modules, the temperature, power distribution,
and combiner limitations are. eliminated, By use of the properties of the
Fresnel zone or near field, large SPS systems can be designed which maintain
a low power density and low increase in area as the system power increases.
We find that the specific power figure of merit for the SMART System is l0%
above L•hat of the Reference System. Specifically, the SMART System yields
133 W /kg compared to the Reference System figure of l22 W/kg.
..- .	 .
^-	 \
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The mad or disadvant^:op of the SrtART' System is the requirement: for n
mirror system to provide constant solar illumination of the array &Et the
satellite traverses its geostationary orbit. A number of RCA proprietary
proposals are under consideration far Che simplification or elimination of
the mirrors. The mirror area can. also be increased to provide: a higher
solar concentration ratio on the array.
We make the following reconmiendations for continuing system studies:
1. The near-field antenna patterns should be calculated in greater de-
tail. zn addition, the antenna-phasing requirement should be studied to
determine the permissible tolerances in phase deviation and error.
2. The near-field study should be extended to the consideration of
uniform illumination on sidelobes and grating lobes.
3. A detailed study should be made of the proposals to simplify or
eliminate the mirror system requixed for the SMART System.
13.	 ,40DUf^ES/DEVICES
Optimization of microwave module efficiency is undoubtedly the next mayor
taslc of the solid-state SPS transmitter concept development. The FET ampli-
fiers will probably operate in Class E, which relies on fast switelting of the
devices. Device limitations in this mode of operation are Largely unknown
and must be investigated.
Important instrumentation for large-signal analysis of power FET ampli-
fiers has been developed by RCA (see Appendix A). tJe recommend that this
tool be used in determining the cotnp,ex waveforms existing in a FET amplifier
operating in Class E, and that this information be used to optimize both
device and amplifier cixcuit designs for high efficiency sand reliability.
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APPENDIX A
WAVEFORMS AND SATURATION IN GaAs POWER MESFETe
F. Sochi, H. Huang and B. Perlman
RCA Laboratories, David Sarnoff Research Center, Princeton, NJ, 08540.
ABSTRACT
Measurements of voltage and current waveforms in power MESFETs have shown
that voltage breakdown of t}^e Schottky barrier is responsible for power
sat4ration and consequent nonlinearity of MESFE'T amplifiers.. Also, high
peak drain-gate voltages affect device reliability and noise in FET os-
cillators.
INTRODUCTION
The direct measurement of voltage and Lurrent waveforms in power MESFETs
(Metal Schottky barrier FE'fs) oper^iting at ^^t^tcrowave frequency is of con-
siderable interest since distortions of these waveforms affect *he lineaei-
ty as well as the output power of the devLces. Also, phenomena occurring
in a device operating under lar6e signal conditions have implications in
such diverse areas as FET oscillator noise or FET reliability. Moreover,
information gained from these e^cperiments i5 considered im^^ortant for the
design of FETs featuring improved. output power, linearity, noise and
reliability.
VOLTAGE AND CURRENT WAVEFORMS
The ^aaveforw measurements were carried out with Che aid of a computer-
controlled sarpling oscilloscope anal a Fast Fourier Transfcrm algorithm ^l].
Figure. 1. is the block diagram of the measurement setup. The vertical
outputs from the t.wo :tunnels of t}ie sampling oscilloscope are diKitized by
a scanning DVM and are fed into Che computer. These data are stored and
processed with a Fast Fourier Transform algorithm. The current waveforms
ate then computed from the measured response of the probing circuits and
from the impedance of the circuits surrounding ttie FET. This technique is
very accurate and allows easy computaticn of wavefo rns at points inaccess-
ible to the probe. In effect, all the waveforms shown here are those
computed at the FET pel.iet.
Figure 2 shows. the drain and gate waveforms in a power MESFET operating at
3 GNz. The bias is +6.0 V and 330 mA for the drain and -2 V for the gate.
Notice that at the drain the current is almost in phase with the ypltage.
At the gate, instead, the current leads the voltage by almost 90°. The de-
viee is already parvially saturated with a gain compression is p.5 dB.
Yet, surprisingly, the drain waveforms don't show any appreciable sign of
voltage clipping or current limiting. The ga ge voltage waveform, instead,
is already heavily distorted. Wlien the gate is most negative (-4.4 V) the
drain is most positive (+ i1.5 V) which results in a gate to drain voltage
(.
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of 4.4 + 11 «S x 16 Y. This high peak voltage causes a breakdown of Che
Schottky barrier with consequent flow of DG current in the gate circuit.
Figure ,^ shows the waveforms al• An increased input RF power corresponding
to A gain saturation of 1.0 dt3« At this point the device is delivering
7^0 mW of output power. Yn spite of the saturation of the output power,
the drain waveforms are still sinusoidal. A further increase of the input.
RF power results in the waveforms shown in hig, 4, Ttte device now is
heavily saturated, yQt fire drain waveforms are still sinusoidal. The gate
voltage waveform, instead, is highly distorted and the Schottky barrier is
alternately driven from conduction (positive vg) to breakdown, At a gate
bias of -3.0 V, i'ig. 5, some distortion appears in the drain waveforms.
The gate to drain voltage reaches 18.a V, which drives the Schottky barrier
heavily into breakdown.
When the drain voltage is raised to 8.0 V, Fig. 6, the drain waveforms
regain a sinusoidal shape while ttre gate voltage waveform remains highly
distorted; the gate to drain voltage reaches approximately 21 V which
drives the Schottky barrier into heavy breakdown. This certainly reduces
the life of the device. These waveforms clearly show that the saturation
of these MESFETs is caused by the: reverse voltage breakdown and forward
conduction of the gate Schottky barrier. Irt other words, saturation and
output power are determined by ttte charactQrist:ics of the control element
agate) and not by drain voltage clipping or drain current saturation,
Further evidence of .this phenomenon is shown in Fig. 7 where the output
cower and the DC gate current are plotted as functions of the input power.
Appreciable power saturation occurs when the breakdown current is .100 uA.
An increase of RF drive increases I g up to the point where the Schottky
barrier starts to be driven into cnnduction. Since the conduction currant
is opposite to the breakdown current, an increase of the input power`, at
this point, results in a decrease of the total gate current. With a large
enough drive, the gate current changc y direction and becomes negative.
VOLTAGE BREAKDOWN AND OSCILLATOR Ni)lSl:
The voltage breakdown of Che Schottky barrier could .lead to a significant
increase of the noise in FETs operating under large signal conditions. This
was proven by forcing a FET into oscillation -- which develops large sig-
nals -- and by analyzing the output spectrum under different gate current
and bias conditions. The situp used is shown in Fig. 8. The device, whose
waveforms are shown in Figs. 2-6, is mounted on a fixture that includes in-
put and output itF' tuning. A fraction of the output. power is fed to the in-
put through a high-pass resonator and a variable attenuator which allows
feedback control. A fraction'of the output power is also sent to a diode
detector through a frequency discriminator and a 3-dB coupler. The power
in the detector, equal to Pd, was kept constant throughout the experiments
at a value of 3 mW. The detected signal is analyzed by a selective. volt-
meter (Wave Analyzer). Power meters measure the FET input and output RF
powers. The frequency discriminator was removed during AM measurements.
Since noise in the oscillator is strongly affected by the. circuit surround-
ing the device (2,3^ care was taken to present to the device constant im-
pedances under all conditions. The nnfse is also a function of the degree
of saturation of the device, as this effects tt^e low-frequency noise up-
conversion. In order to achieve an approximately constant degree of up-
conversion, under different bias conditions, the feedback was adjusted to
maximize the power generated by the device (Fout-Pin)•
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Figure 9 shows plots of the AM noise - to
-signal ratio (NS R) as a function of
the mod^^lation frequency (Fm)._ The two curves are the performances at two
different biasing conditions. 'At 1 kNz away from the carrier, for example,
the noise levels for the T two conditions differ by more than 7 d6. Similar
performances were measured at different biasing voltages. Most interesting
was to list the AM noise, at Fm ^ 1 kllz for instance, as a function of the
peak breakdown current (;[gh), as st^awn in Table I. Clearly, with the. ex-
ception of the last test, thane is an excellent correlation between high AM
noise and high breakdowrti currents. The last test, instead, shawl an un-
usually high forward conductian current (Igc). Since forward conduction
current develops a negative resistance in the gate bias cf.rcuit, probably
noise amplification is responsible far the increased oscillator noise.
Caod correlation also exists between FM noise and gate breakdown currents,
as shown in Table I. The highest FT1 noise corresponds to the highest break-
down current. Also highest and lowest FM noise were measured at those con-
ditions Chat resulted in highest and lowest AM noise,. respectively. Curves
of F1•t noise as a function of the modulation frequency are shown in Fig. 11.
IC is interesting to note that the AM and FM noise performance at the
lowest drain and gate voltages compare quite favorably with those of the
low noise klystrons.
CONCLUSIONS
In conclusion, we showed that major f ;rctc^rti limiting the power output of a
i'tESFET and causing saturation of tho J^vic^c arc the reverse voltage break-
down and the forward conduction cif tl ►c^ 4^he^ttky barrier. In other words,
the output power is limited by the cl»racteristics of the conCrol element.
(gate) and not by current saturation or voltage clipping in the drain cir-
cuit. Also, the high voltages between gate and drain result. in a reduc-
tion of device reliability and in an increase of the device noise. This
inczease of internal noise, due to voltage breakdown of the Schottky
barrier has been shown to affect the noise of FL"T oscillators. Seill,
proper biasing and proper RF design results in noise performance that com-
pare favorably with those of klystrons.
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TABLE I
Vd
^V)
Vg
CV)
Igb
(uA)
Igc
^^)
tasx @
1 kHz
(de)
aF rms
@1 kNz
(i^z)
K
+6 .`0 -3,0 +6500 0 -114.5 23.6
+B.Q -2,0 +98U -1.15 -117.5 1,1.9
+6.0 -2.0 +194 -2.213 -119,5 18.3
+5.0 -2.0 + 87 -3.62 -122.0 10.6
+6,Q -1,0 +4.8 -19.3 -118.5 12.2
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A. BASIC LARGB-SIGNAL MOnEL
During the course of this program, we have refined and extended the
large-signal analysis for the design of GaAs power FETs. Figure g-1 is a
schematic diagram of the depletion regian boundary under the gate for dif-
ferent gate. voltages. With a small forward bias on the gate, the depletion
region profile is similar to boundary ^. in Fig. B-].. The velocity is saturated
at the drain and of the gate where the depletion depth is (T - Xo ). As the
gate is reverse-biased and the reverse bias increases, the depletion boundary
moves downward from profile 1 to profile 2 and so on until the channel pinches
off. The do bias on the gate puts the depletion layer boundary in the vicinity
of profile ,^. The rf swing moves the depletion boundary from profile 1 to
pinch-off. Very little input power is dissipated in the channel in moving
the boundary from 1 to 2. When the gate is biased by a superposition of do
and rf voltage, the depletion boundary moves sinusoidally with respect to
profile 3. Hence, the charge under the gate also varies sinusoidally as:
Q = 2 Qo (1 - sin wt)
	
(1)
where Qo neWXQ Rg , n is free carrier density, W is channel width, R g is gate
length, and Xo is active charnel thickness. The input circuit current is
IiTI a .:'.^. s ..^,/'Z Q^W COs UJt
	
(Z)
The resistance of the channel. through which the input current flows varies
from a relatively low value in the forward bias portion of the cycle to a value
approaching infinity at pinch-off. We can evaluate this resistance by noting
that the channel is an RC tansmission line with the drain end open-circuited.
!	 The input impedance Z t of an open-ended RC transmission line is given by
Z t = Zo /Tanh ^ ^wR C^L^
	
(3)
Rr
where Zo ^wC =
_	 n.. __ ._
i•. '. ,.... ,.ry	 ,_ ".,.LwTYV" , LR -y.• .., .•..	 ^'	 1:.^'	 ..1t s-J .'' ^,:...,I'.,^,.	 ^	 .. .:	 - ^	 _ _.	 ..._^	 ..,...;..,.x ^»'r`k +
I3-2
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	 ^
Figure B-l. Crass section of gate with various. stages of
carrier depletion of tt^e ctaannel.
R' and G' are the resistance and capacitance per unit length along the line,
respectively. For typical FETs, XoT/Rg z
 > 0.01 and the argument of the Tanh
function is lass than unity. Thus, we cap ayproximate
Zt^3
R+ ^wC
	
(^+)
where R and C are total channel resistance and total gate-channel capacitance,
respectively. The effective channel series resistance is thus l/3 the total.
channel resistance under the gate
k 2	 2 2
Ref E (t) ^ 1/3 Rchannel,(t) Q 1/3 Q ^, 3 Q (1 - sin wt)
	
^5)
where u is the electron draft mobility.
The average input power is given by
T/2
	 2
Pin = 1/T	 Zin2Reff(t)dt	 6 u Rg2Qo	 (6)
-T/2
The spreading resistance from the source end of the channel increases the
effective series resistance. We will account for this by using a multiplying
factor ^ for Eq. (6)
(7)
where Rs is the source-gate separation.
^^	 ^	 v
T/2
^,	 ^ -].
ouC T f
-T/2
1
zoutVoutdt ^ 8 Vmax^ovm/^'g
(10)
Ths: do and rf X-V chaxactssristice a^rss eta s^hsawn in ^^^, I3-2. Ths r,f
output current is given by
Qv
xout ^` ^ 2 £gm cos sat
Imax
IDRAIN
uDRAIN '—""^'
Figure B-2. I -V charas:teristic and load line of FgT.
The rE output voltage is given by
Vout ^ 2 max cost wt
where vm
 is maximum drift velocity, Vm^ ^ (Vb-VP-Vs )p, V$ is breakdown voltage,
VP
 3s pinch-off voltage, V s is saturation voltage, and p is a phase shift.
degradation factor. The average output power is obtained from
^g^
C9 )
. < :f	 ..^ ..--
	
: ,^.:^. ^,^ ...ter ..	 ,^.^^	 . -	 .. ^.n.^,.^
8-k
A finite output conductance G o
 absorbs soma of the power suvpl^,ad by the devic+^.
Treating Go
 as a lossy shunt element acrosa thQ load, the output power ie re-
duc8d by a fact pr r:
GR
o m
For X^band GaAs FETs, r is on the order of 0.8,
The output power of the GaAs FET can be calculated from Eqs. (10) and
(11). Notice that Qa
 can be approximated by
Qo ^ ne w T R g	 (^,^)
Therefore,
Pout ^` $ Vmax ne w T Vm ^'	 (^,3)
The power gain is obtained from dividing the output power by the input
power.
3
Pout^Vin ^ 4
uym V	 r
W2R3 max E
g
(l4>
r < 1 and E > 1.
The maximum power gain inereasea with law-field mabil^ .ty u, maximum drift
velocity vm, breakdown voltage VB , and is proportional to R $ 3 . rand E can
be calculated from Eqs. (ll) and (7), rGspective^.y,
r^o.al
and
E ^ l + 0.3x10^k
R
g
Therefore, ttie power gain can be expressed as
Power gain
	
5.07x103
f2Rg \l + 0.31
Rg I
where f is in GHz, Rg is in um.
(15)
.	
^.
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Equation (1S) is plotted in b"ig. D-3. ^'ha ax^^c^ad desvia^m gain ^,e plotted
a$ a function of fr^squency for various gate lengths, ror a fixed gates length
the3 gain drops off at 6 dH per octaves increase of frequency, as expecCeaci. The
me:asurc^d Gmax of ^tCA^s 2.5 »Um gate length GaAs powt':r FCTs ^.s also ahawn. The
thetoretical calculations ^tgreaes fairly w+^ll with our expet•imental results.
T"
• ROA BATA POINTS
GATE LENGTH n 2,6µm
X Gate Length ^ 1>2,um
•
lµm
• 2µm
GATE LENGTH, lq • 3µm.	 ,^ x x
X
•+
1	 2	 5	 10	 20	 50
FREDUENCY (GHz)
T':LEure 8--3. Small-signal gain. versus frequency with
gate length as parameter.
Notice that the above calculation d^.d not include the degradation fact^'^rs
such. as gate width limitation, ohmic contact resistance, parasitic capacitance
effects, and parasitic source inductance effects. 'These factors will be dis-
cussed in a latex section. When these factors are taken into account, we find
that devices with 150-um gate width and 1-um gate length will provide a useful
gain of approximately 10 d3 at 10 GHz.
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E. DEVICE DESIGN
The besic lsrga^sign +^l model can ba c^^^:^ed to der^.va a sat of d@sign rules.
Tttase rules serve as a guideline far the choice of carrier concentration,
layer- thickness, gste length, and gate width. In order to keep these rules
simple and. to retain-a proper physical inc^:tght, we will employ lama approxi-
mations based an experimental results. The results a^` thaw design guide-
lines have been confirmed csxperimentally both at RCA and at other laboratories.
G^.ven a set of perfarmanca requiramants such. as output power, gain, and
operating frequency,. the required gate length can be derived from Eq. (l5).
Since Eq. (15) did not take rota account the degradation factors such as ohmic
contact resistance, parasitic impedances, and material nonunifarmity, we will
assume that an intrinsic gain. of 20 dB is required. We will further assume
that. the gate. length is larger than (1.3 um. Thus, we will neglect the Q,3/Rg
farm in Eq. (15). xhis assumption will, introduce less than a 3-dB error in
gain. The frequency range in which this model is valid is about 2 to 20 Gliz.
With the above assumption, Eq.  (15) new becomes;
$	 f2 3IM
	
(16)
when kg is the required gate length in um for the FET to have useful gain at
.^ GHx. The required gate length is inversely proportional to fz^3.
The required gate lengths for 4, l0, and 20 GHz operations are 1.4, 0.9,
and 0,5 Unt, respectively. rigors B-4 is a plot of Rg
 as a function of frequency.
The channel, thickness T should be small compared with k g . If T is comparable
to Rg , the effective gate length wi^.1 be much higher than the physical gate
length kg as depicted in T++"ig. B -5. Assuming that the £tinge field at the gate
edge has a circular equipotential plane, and that the radius of the equipotpntial
plane equals the depletion depth at the drain side plus one-half of the de-
pletion depth at the source side (Fig. B^5), the effective gmte length at the
pinch-off condition is Cherefore:
Rg effect ^ ^'g + l•5 T
	 (l7)
If the channel thickness is equal to the physical gate length, T ^ k g , the
effective gate length is 2.5 times bigger than the physical bate length. It
l;s desirable to keep T no bigger than l ; 3 of kg . Assuming !Cg ^ 3T, the channel
^ ^"^	 ^,	 ,"
^q eff
^^
'- )%
2,f
2,4
2,2
E 2,0
^' I.e
z I,6W
^'	 I.aW
^ L2
I,o
W Q^Q
Q,6
0.4
0.2
0
4
^9 ` ^tia
(	 I.b	 2	 4	 6	 8	 10
OPERATING FREQUENCY (GHz)
Figure B-4. Required gate ^.er.ath as a function
of operating freq,uenay.
Figure B-5. Effective gate length of an FE'P.
^g of f ^ ^'g '^ 1.5 T .
I ".
13-8
thickness T can be calculated. for each frequency. This is a1 .so plotted in
1^'ig. 13-4. Tlie optimal nT product for power fg7,'s is ab put 2..5 x 1012 cm-^.
Ti^ere£o^.'e, the carrier cancentratinn n can be calculated. This ^,s listed
:in 7'al?le Y1-^.. With tlic>. oarr^.er cauoc^nt'ratlan n known, Ll^ca bulk 1^reakclUwn
voltage VH
 of the Schottky-barrier gate and the pinch- pf,C voltage V^, c;an be
calculated. VB and VP are also included i,n 1'ablcj 13-1. Tli^ instantaneous gate
Co-drain voltage is roughly the sum of the do drain bias voltage V H , the gaga.
bias voltage {VG {, and the rE voltages on the drain and the gate. Tite do
gate bias voltage is roughly one,-half the pinch-off volti.^^e, {VG ) ^ l/2 VP,
The rf voltage is a function of the impedance matching at the gate and the
drain side. Under certain matching conditions, the sum of the gate and drain.
rf voltages can be as high as the sum of the do b^.as voltages [1] , Y^or normal
operating conditions, we can assume that the sum of the rf voltages is one-half
the sum of the do bias voltages. 'The maximum instantaneous voltage across the
gate-drain. terniinal is
{ V,^d (max °` ^.. 5 (VD ^' { VC { )
	
(19)
The do gate bias voltage is usually set at one-half the pinch-off voltage VP.
In practical applications, where high reliability and long lifetime is required,
it is desirable to keep {Vgd{max below the bullc breakdown voltage V 8 . Sub-
stiL•uting {Vgd { max ^ Vb and {VG { ^ 1/ 2 VP , I;q. (18) becomes:
VO 	0.67 V8 - 0.5 VP
	(l9)
The do drain bias voltage VD as a function of frequency is also included in
`Table 13-1. In actual, device opLration, file electric field in the channel is
nonuniform and there is a voltage drop in the source-gate region. Therefore,
the gate breakdown voltage is different from C'ie bulk breakdown voltage V8.
Tlie values listed in Table H-1 are, however, in reasonably good agreement w:l.th
experimenL• al observations, Hence, Table b-1 can serve as a semi-nuantitative
des^,gn guideline. Even with the ability of tailoring the channel thickness T
1. 1^. Secili, H. Huang, and I3. Perlman, "Voltage and Current Waveforms in
Power riESFETs Operating at 1`ficrowave frequencies," Digest, TSSCC 1978,
San franeisco, CA, Session THP1`i 13.4.
... ;.,
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TN3T.>	 II-^.. GaAs 1^ET llI^S1GN
nT W 2.5 x 1012cm^2 , Rg ^ 3T
Frequency, f (GEix) ^ 4 8 10 15 20
Gate length, R g (um) 2.52 1.59 1.0 0.86 0.66 0.54
n-layer thick- 0.64 0.53 0.33 0.29 0.2^ 0.18
Hess, T(um)
Carrier concen- 163x10 164.7x10 7.6x10 16 168.6x10 171.1x10 171.4x10
Crutions^ n(cm-3^
Schottky gate 34 24 19 18 14 12
breakdown voltage
VE
 (V)
Pinch-off voltage 14 9 6 5.4 3.5 3
^^, (V)
L'stimated do drain 16 12 10 9 8 7
bias voltage
VO(V}
during device fabrication, the c+^rrier concentration still needs to be con-
trolled to c^rithin about 20ti for a given frequency of operation. Because cF
the different oarrler concentration profile at the n-layer/buffer layer into+.r-
Cace with different reactors, the optimal value of n should be determined
experianentally.
The pincl^-off voltage of the FET is given by:
	
V ^ 1/2 T2 ne	 1/2 (nT)2 e 1 or V n ^'	 (20^p	 e	 e n	 P n
Since the itT product, or the operating current, is usually kept constant, the
pinch-off voltage is inversely proportional to n. This can be seen from
Table 4. Tlie device designed For High frequency operation must hays a lower
p:(.nch-off voltage Chan that designed for Tower frequency.
`,'tie do transconductance gat is defined as:
°^d
gm '° ^VG
ay ..	 ..^.^,_ ^a
( 21)
__
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Aefore the onset of velocity saturation, gm is given by:
g ^ ^1d ^ neuWT ^ 2eW (nu)
	 (22)
m	 OVG	 VP	 nT
where W is the total gate width. When tt^e nT is kept constant, g m
 is propor-
tional to the product of the carrier mobility u and carrier density n.
The output power per unit gate width can be calculated from Hq. (13) and
Table B-1. For l0-Gi^iz application, we Nava from Table 13-1, T ^ 0.3 ^tm, n =
8.3 x 1016 em-3 , Vg ^ 18 V, VP ^ 5.4 V, VD ^ 9 V. The maximum drain rf
voltage (Fig. B-2) Vmax can be calculated by the equation:
Vmax ^ 2(VD - VS)
where VS is the voltage at the onset of current saturation. (Fig. H-2), VS
2 V. Hence, V
max 
14 V. Therefore, the output power per unit gate width is:
P 1/8 Vex neT Vmr ^ 5.6 W/cm ^ 0.56 W/mm
where Vm ^ 10^ cm/s is the electron saturation velocity in GaAs and I' 	 0.8
is the degradation factor. We conclude that the power outpuC is approximately
0.5 W/mm of gate width. The output power of a cell with four 150-um gate
stripes in para11e1 is therefore 300 mW. At 9 GHz, we have experimentally
achieved an output power of 1 W from a 3-c^11 device. This corresponds to
0.56-mW/um gate width. .This is in fair agreement. with theoretical calculations.
From the theoretical calculation and experimental results mentioned above,
we conclude that the minimum gate widths required for cw l-W and 4-W pellets
are roughly 2000 um .and 8000 um, respectively. Note that the gate width re-
quirement is only one of the many important factors in device design. A
device with a large gate width does not necessarily ensure high gain and high
power output in X-band. Other factors such as device operating temperature,
parasitic impedance, and phase incoherence can degrade both device output power
and gain. We will now describe these factors in detail.
w^ 	 ,.^...	 ..,
I X IO17cm 3 (0.8µm ►
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C. GaAs FET FABKxCATxON 7'ECIINOLOGY
Our mayor ob^eetive in pursuing programs on GaAs. FETs has been to develop
a technology which leads to high performance-high reliability devices and which
can be ultimately adapted to large-scale production. Our fabrication processes
rely on conventional optical photoresists and make fu11 use of self-aligned
techniques. Diodern microfabrication techniques such as ion-beam milling are
used which avoid. undercutting problems and result in almost a 1:l photoresist
pattern to actual device geometry ratio. We have also learned to use the
material undercut which occurs during chemical etching to our advantage ae
exempl^..fied by our self-aligned gate process.
I^'igure B-6 is a schematic cross section of a typical GaAs power £ET.
I^isure B-7 is a scanning electron micrograph ^SLhi) shorting a typical 8-gate
FET pellet. The pellet size is 0.056 x 0.056 x 0.018 cm 3 (0.022 x 0.022 x
0.077 in. 3 ). Each ee11 consists of four 8-gate stripes in parallel. The
Sate Length. is nominally 1 um and the gate stripe width is 150 }tm corre-
sponding to a cell source periphery of 1200 } gym. Each cell has 5 sources
and 4 drains.
^ecm`^ ^ 0.8µm )
Cr-BUFFER (8-Tµm )
SEMI -INSULATING SUBSTRATE (80µm )
Figure B-6. Schematic cross section of RCA GaAs FET.
I
___	
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100X-45°
Figure B-7. An ti-kate FET pelt.•t.
Device fabrication starts with an n +-n-SI GaAs wafer grown as described
previously. The wafer may or may not have a buffer layer. Since a buffer
layer does not modify the fabrication process, we will ignore its presence
in our description. This process can he described with reference to Fif:,. B--N.
Conventional photolithographic techniques such as contact masking are used
thrc^ghout. Standard positive working photoresists are used to define
metallization patterns, and [he metal itself is used to mask in order to
form the chacinel and isolate [he various device elements. The salient steps
are:
(1) The source and drain areas are selectively metallized with
AuGe/Ni ohmic contacts. The face is followed by a titanium-
platinum and gold metallization.
(21 Photoresist patterning is used to define the mesa. Ptesas are
formed using ion-beam etching (IBE).
(3) A second photoresist pattern is defined which splits mesas into
alternating source and drain electrodes. Openings (i.e., channels)
in the photoresist between adjacent electrodes is about 1 Um.
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SELECTIVE DEPOSITION OF AuGe OHMIC CONTACTS
PHOTORESIST
T,r x I '°	 -'
n ^- 8 x 10^^ Cm"s
(A) SELECTIVE DEPOSITION AND SINTERING OF AuGe OHMIC
CONTACTS ON THE SOURCE AND DRAIN AREAS
c—Ti/Pt/Au CONTACT
n+ ^^ ^ x IQ is
 Cm- 3
n ,r 8 x IQ id Cm-3
SI SUBSTRATE
(B) MESA FORMATION
	 AuGe OHMIC CONTACTS
(C) CHANNEL FORMATION
Ti / Pt /Au
SCHOTTKY
CONTACT
DRAIN
	 SOURCE
ATE	 n+	 GATE	 n+
n
SI
(D) GATE METALLIZATION
(E) PLATED POSTS
Figure B-8. Process diagram for the self-aligned g:^te process.
,^,
B-].4
(4) The channels formed in the photoreaiat are cut using IBE down
to the n-layer of the wafer. During IBE, sautes-to-drain saturatian
current (IDS ) is monitored and the process stopped when the channel
thickness is appropriate for goad FET performance. Typically, the
value of IDS at this point is S to 15 A/cm of gate width.
(5) A chemical "touch-up" etch is used to give enough undercut to
prevent shorting in later steps (Fig, B-$),
(6) A second Ti/Pt/Au evaporation places the gate stripes into the
channel formed by earlier steps. Since the source and drain pads
are undercut, there is not shorting of gate to either pad. Also,
because the material in trie active channel is lightly doped
(ti1017 cm-3 ), the Citanium forms a Schottky-barrier contact
(Fig. B-$d).
(7) Finally, a photoresist pattern is defined for the gate bonding pad.
Excess metal is removed by IBE, and, after cleaning, devices are
ready for do testing.
The n+-layer thickness of the wafer is carefully chosen to allow gate
metallization thicknesses of between 4000 and 6000 ^. About 5000 ^ of gate
metallization is desirable to decrease the. effects of gate metallization
resistance. Excessive gate metallization can lead to short circuits between
the gate and source or drain contacts.
The smallest gate length that can be achieved by this process is that
seC by the resolution of the photomask. Since ion-beam etching does not
undercut, we can obtain 1:1 mask resolution to metal definition ratio. We
have obtained excellent photomasks with 1-um gate stripes and with these
have obtained gate lengths dust under 1 um (Fig. B-9).
D. GaAs FET PACKAGING
It is necessary to ensure that FET mounting in a package. or circuit is
carried out without any added parasitic reactances in order to take full
advantage of the intrinsic device capability. This is particularly true
when high-performance X-band devices are required. It is also desirable
to have a device package ar carrier which enables one to characterize the
x
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Fibure R-9. Sr:M :chowinb 0.5-um gate length FET.
.vice on a network analyzer without having to commit it to any specific cir-
cult. We have developed a carrier desiKn which meets these objectives.
One of the parasitic reactances whlch degrade device performance in
common source operation is the parasitic inductance from source to ground.
In the device equivalent circuit, such parasitic inductance is r^yuivalent
to a resistance at ti,e device input which degrades both available gain and
noise figure. To {< rovide low source-to-ground inductance it is important
that the source contacts he a g
 close to the rf ground as possible. We have
developed a technique for flip-chip bonding tice FET sources to a carrier
which forms the rf ground plane. Our experimental results show that flip-
chip mounting results in a 2- to 3-dB inr.rease in the maximum available gain
(PSAG). An additional advantage of flip-chip mounting is that the device
thermal resistance is decreased, leading to lowered junction :emperaturN and
improved reliability.
The source and drain contacts of our GaAs F'ETs are on the same level.
In order to flip-chip bond the FET pellets it is necessary to raise the source
pad in elevation with respect to the drain pad. This is accom}^lished by plating
up 15-um-thick posts on the source pads. During this program period, we have
developed the technology for platinb Fosts.
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Once tFe source padre are raided in elevatl^n, wires or ribbons are bonded
onto the gac^ and drain pads. For I- an.i J-band devices, vide, low inductance
Au rlbhonrr are ursed. Gold ribbons are bonded [o [he Kate and drain pads. The
petit[ is flip-cbip^ed onto t'te pedestal of a carrier by thermocumpreeelon
bonding. Tire flying game r^rd drain leads :rte t}ran bonded.
FigurN B-10 1s a phctue:aph of two FETs flip-chipped un [he carrier. The
cr.rrier consistr of a Ko}d••plated OFHC copper base and two ceramic standoffs.
The copper base has dimensions of 0.15 x 0.46 x 0.064 cm j
 (0.060 x ^J.180 x
3
0.025 in. ). T}re 0.064-cm-thick ceramic standoffs are metallized un both
surfaces. Cold straps are bonded from the drain pad of the FET to one standoff
and from the gate pad [o [he other standoff. After the Gc.As chip !s mc,unted on
the carrier, any subsequent }candling and wire bonding are done to the carrier
without disturbing the FF.T. T}ce flip-chip moun'inq of an FET pellet onto a
carrier is easily accamplis}red by a flip-c}rip bonder (Kulicke b Soffa , Model
No. 578-2). By the use of a partially tranRparent prism, the operator can
see both the top carrier surface and t}^e FF.T pattern. Therefore, the FET
source pads can be aligned to the carrier bondir:^ • •'urface to within a few-
Fibers B-10. Photograph of 2 FET pellets flip-
chip mounted on a carrier.
*}:ulicke and Soffa, Inc. , }lorsham, PA.
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micrometer accuracy. Figure 8-11 ie a photograpi^ taken from [he fl!p-chip
Donder ' s microacopr.. The FET E^attern is aligned to the carrier bondlnK eur-
fs^ • e ready for flip-chip mounting. The gate and the drain ribbonx are also
at igc^t •1 W t^^e bond padx on the xt andof f .
Figure 8-11. Photograph taken from the clip-c.htp
bonder's microc^cope. A 16-gate FET
is aligned to the carrier ready for
flip-chip mounting.
^	
r 
^^
^r.	 ^+
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APPENDIX. G
TiiERMAL CONSIAERATIONS IN FgTg
One of Che most. importanC parameters in Che design of a power PET is
the maximum temperature rise in the channel. High operating temperature noC
only degrades Che. device performance but also greatly reduces Che reliability
of the device. It is crucial that the device thermal. resistance be kept. as
small. as passible. Since the thermal conductivity of GaAs is only 0.3 W/cm-°C
while that of coppQ^:' is ^+ W/cm-°C, it is highly desirable to remove the heat
Chrough a minimum amount of GaAs. A £lip-chip package meeCs this goal. In a
flip-chip mounted device, the. thermal flux spreads info cog:aer after only
4 Co 6 ^m of GaAs. By comparison, in an up-side mounted device, the th+^rma1
flux has to Gravel. through about 100 um of GaAs before it reaches a copper
heat sink. In this section, we will compute Che therms]. resistance of our
proposed 1-W, single-celi dpvicA for both up=side and flip-chip mounting.
a. Up-side Mounting - Figure C-1 is a schematic diagram showing the thermal
flux pattern in an up-side mounted device. Since GaAs is very fragile, Che
minimum wafer thickness Chat can be handled without breakage is about 100 }gym.
Selective etching of the GaAs substrate down Co a few micrometers and refill,
of this hole with metal is not desirable, since differential thermal expansion
of the refilled substrate may cause the GaAs to crack. Therefore, we will
assume that the thermal path length in GaAs is 100 um for the up-side mounted
case.
Referring to Fig. C-1, we divide the device. thermal resistance into two
parts. The first part is the thermal resistance of the 100- um-thick layez
of GaAs (Region I). The second part is the thermal resistance. of the copper
heat sink (Region II). The Region I configuration is similar to that of a
low-mu triode. The thermal resistance in Region I can be obtained by re-
placing the capacitance of the low-mu triode by thermal. conductance, and
replacing the permittivity by thermal conductivity. The capacitance of a
i
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Figure C-l. Schematic diagram showing the thermal flux of an
up-side mounted GaAs FET.
low-mu triode has been der^.ved by Spangenberg [1J. By making appropriate
substitutions, we can show that the Region Z thermal resistance at
1	 d	 1	 0.125r kg	 'C-em gate
RTH1 ^ KGaAs ^ ^ '^ k
n 2 sin	 d	 W	 (1)
where KG^e ^ 0.3 W/(°C-cm) is the GaAs thermal conductivity, d is the gate
center-to-center separation, Rg is the gate length, and d gp 100 um its the
thickness of the. GaAs wafer, Tn our FET pattern, the gates are not uniformly
1. K. R. Spangenberg, Vacuum Tubes (McGraw-Hill Book Co., NY, 1948),
pp. 1,25-130.
^^.
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spaced. They were separated by alternate drain. and source contacts. The
drain contact is 23 um long and the source contact is 51 um long. For
simplicity, we will assume s unifox^► spac:tng of 38 am between the gates.
Assuming a gate length of ^. um, we can calculate the thermal resistance in
Region 1 to be:
^H1 
^ 12.88 °C-cm Wate width.	 (2)
For the l^W, single-ce].1 pattern, the total gate width is 2400 urn. Thus,
the thermal resistance in Region 1 is
RTHI r 53.67 °C/W	 (3)
The thermal resistance in Region II can be calculated by assuming a
uniform heat source on top of the copper heat sink. Assuming a 45° thermal
spread angle in the 100-»um-thick GaAs, the area of the uniform heat source
on copper heat sink jR 350 x 536 N:n. The the^ial resistance o g
 a rectangular
heat. source of dimensions R x W on a semi-infinite heat sink can be expressed
as;
RTH2 ^ 2KCu1^,-W) ^'n ^W, ° C/W	 C 4 )
zn deriving the above expression a thermal spread of 45° is assumed.. Using
KCu ^ 4 W/(°C-cm), R R Fi5$ um, and W ^ 550 pm, we obtain
Recall that the thermal resistance in Region x was 53.67°C/W. Thus, as
expected, most of the Chermal resistance of the device is contributed by
the 100-um-thick GaAs. The total thermal resistance for an up-side mounted
FET is, Cherefore,
d	 0.125^rR1	
-^ - ^' ^, 2 sin
	
g +
	 1	 ^ ^^'} °c/w	 (6)
^H,up KGaAs	 d	 x n	 d	 2Kcu(R-W) n W
For a 1»^W, ups-side mounted k'ET, the total. thermal: resistance is
RTH,up	
54.8°C/W
	
(7)
I
^ `
	
	
_ ^r	 ___._.^ ._ _
.^ ^^ ^r.,_, ,	 .^ _
!. ^ .
I.
^_.
.,	
_	 ^,
,..^ ^^
C-4
This is an optimistic estimate. The actual thermal resistance of the device
is expected to be slightly higher.
It can be seen from Eq. (6) that the thermal resistance of an up-side
mounted FET depends strongly on the GaAs thickness. Figure C-2 is a plot of
calculated thermal resistance of a l6-gate (1-W) FET as a function of. GaAs
wafer thickness for different gate-to-gate separation. For a small gate-to-
gate separation of 5 to 10 Um, the thermal resistance is about 80°C/W for a
wafer Chickness of 50 Um. F,ven the gate-to-gate spacing is in the 30- to
50-um range; the wafer thickness has to be less than 30 um to achieve a
thermal resistance of 24°C/W to be compatible wi!:h Che flip-chip case.
b. FZip-Chip Mounting - Figure G-3 is a schematic diagram showing the heat
flow in aflip-chipped device. Heat is generated in the channel regions of
the FET. It travels through c+nly 6 Um of GaAs and reaches the plated source
posts. The plated gold source post is 43 by 20 um high. The drain stripe
is 23 um long. The channel length is approximately 1 um. We divide the
therms.l resistance into four parts. Region T is GaAs; Reglrn IT are the source
posts; Region TTT is part of the copper heat sink in which the thermal duxes
generated by each channel do not overlap; and Region IV is the remainder of
the copper heat sink in which the thermal fluxes overlap,
In region I, heat is generated in the channels and then travels through
GaAs to the source posts. This configuration is equivalent to a gait ^f
coplanar waveguides. The thermal conductance in region I can be calculates?
by replacing the permittivity by the thermal conductivity, and capacitance by
thermal conductance.
The capacitance of a coplanar waveguide has beer. derived by Wen [2]:
	
C _ (E '^" 1) E 2K(a/b)	 (8)r	 o K' (a/b)
2. C. P. Wen, "Coplanar-Waveguide Directional Couplers," IEEE Trans. on
Microwave Theory and Techniques MTT-18, 318 (1970).
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where C is pezntittivity, IC(Ic) is the complete ell^,ptical int^^^gral al' tttc .First
kind, K' (lc) ^ K(Ic') , ,and k' ^ (^. - lc 2 ) 1/2 . The dilllexlF;ions a and b are shown
1.n Fig. r,-3.
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Figure C-3. Schematic diagram shoving heat flow in flip-chipped GaAs FE7.'.
2a = 25 IAm, 2b = 41 ^.un, 2c ^ 23 t.mi, cl 	 35 1^nt, e = 20 ant.
For a drain contact (Fig. C-3) Uetween two source posts, there is no heat
flow and the bontact temperature must be uniform. Therefore, we can treat
the drain contact as the center conductor ar ►d the two adjacent source posts
as ground planes. The thermal resistance in Region I is, therefore,
R^ __ 1	 K'(a/b) °C-cm drain width
llil ICG^ 2K(a b)	 W	 ^ 9^
Tn the derivation of Fq. (9) from ^cl. (8) the s:oefficient of the elliptic
integrals has been reduced. to e r co because there is no heat flow through air.
	
Tn our case a/b	 O.bl. Therefore, RT,HI can be calculated to be
= 1G 88 °C-cm drain width
RTHI
	
W
r	 ...	 ...r a.	 ..:.	 .s•	 tl^
(10)
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Since the total gate width is 2400 um and there are two gates per drain, the
total drain width is 1200 Um. Hence, the thermal resistance in Region I is
RTH1
	
15.68°C/W	 (11)
Region II con,ists of 35- by 20-um-high gold posts. The thermal con-
ductivity of gold is KAu 3.16 W/(°C-cm). The thermal resistance per unit
source width is given by
e -	 20	 ^ 0.18 °C-em source width
	 (12)RTH2 KAud - 3.16x35	 W
There are nine source posts, each 150 um wide. The total source width is thus
1350 Um. Hence, the thermal resistance in Region II is
RTH2	 1.34 ° C/t1
	
(13)
Region ITI is copper in which the thermal fluxes do not overlap and are
thus independent. The contribution of Region III to device thermal resistance
is very small. F1e will use an average length for estimation of RTH3'
RTH3 
a 
K
Cu(b+d)	
0.12 °C-cm source width.
	 (14)
so that the thermal resistance in Region III is:
RTH3 ^ 0.86°C/W	 (15)
Region IV is copper in which the thermal fluxes overlap. We assume a
uniform heat source on a semi-infinite heat sink. The heat source is rec-
tangular with a cross section of 636 x 177.5 }am. The thermal resistance
in Region IV is thus given by
RTIi4
	
2KCu(2-W) ^"n ( l^ )	 3 .48 °C/W	 (16)
Aelding i;qs. (11), (13), (15), and (16), we obtain the total thermal xeastance
for the flip-chip mounted, single-cell, 1-W pattern to be
RTH Flip	 21.C5°C/W
	
(17)
Recall that the thermal resistance for the same 1-W pattern when up-side
mounted is 54.8°C/W [Eq. (7)]. Therefore, the thermal resistance of an up-
side mounted device is more than twice that of a flip-chip mounted device.
^.^d_.,..
^_	
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The temperature rise for a typical flip-chip, 1-W FET can be calculated.
Assuming a device operating at 25 % power-added efficiency with a 1-W output,
3 W are. dissipated as heat in the FET. Temperature rise in the device is
found from Eq. (10) as
Temperature rise	 (21.OS°C /W) (3 W)
63.2°C
Therefore, the channel temperature of the 1 -W rET is about 100°C. Recent
reliability studies indicate a MTBF of 10 9 h fox a low-noise FET operating
at 80°C.
Figure G-4 shows Ghe calculated thermal resistant°.. of a 16-gate FET
(2400-um total gate width) as a function of gate -to-gate separation. ,Then
the gate-to-gate separation is less than 5 um, the spreading thermal resistance
becomes very large. Figure C-5 shows the relative contribution of thermal re-
sistance from the GaAs and the metal for a l6 -gate flip-chip FET. Even with
4-um thermal path in GaAs, the thermal resistance of the GaAs parC is still
higher than that. in the metal. Tn our FET pattern design, we have chosen
the dimension such that the total temperature rise is lass than 100°C above.
ambient to ensure reliable operation.
In the above discussion, we have chosen the 16-gate (2400-Um) FET as an
example. The calculated thermal resistance of various types of flip-chip
packaged FETs is summarized in Table C -1. The total gate widths range from
300 to 9600 Um and are designed for different power output. The thermal re-
sistance of the FETs is roughly inversely pLOportional to the total gate width.
Thus, the operating temperature is nearly constant regardless of the output
power level. The designed operating . temperature for all the FETs listed in
Table C-1 was, in all cases, less than 100°C for a 20°C ambient. We feel that
low operating temperature is an important factor to achieving high reliability
operation. For satellite communications applications, an operating tempera-
ture of less than 110°C is highly desirable.
_..
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3
L IG-GATE FET, FLIP-CHIP MOUNTED
2. W^ 0.24 cm
3. NEAT-SINK REGION MS ASSUMED TO BE
TWICE THAT OF DRAIN REGION
e+`
•``
..^^
•
10	 20	 30	 40	 50
GATE. TO GATE SEPARATION, a iµm)
Figure C-4. Thermal resistance of a £lip=chip mounted 16-gate GaAs FAT
as a funes`ion of gate-to-gate separation.
24	 I. 16-GATE FET, FLIP-CHIP MOUNTED
2. TOTAL GATE WIDTH n 0.24 cm
22
20
18	 RTHI (GaAs)
I6
14
12
IO	 RTH2+RTH3 ^ (METAL)
8
G
4
2
n
a/b
Figure C-5• Relative contribution of thermal resistance in GaAs and in
heat sink as a function of heat-sink ratio a/b. Calculation
is made for 16-gate FET, flip-chip mounted; total thermal
resistance is the sum of the two curves.
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TABLE C-1. FET THBRMAL TtLSxSTANCB
^`	 Designation 2G 4G 8G 1bG 32G 48G
Gate Stripes per Cell
I
2 4 8 lb 32 200
1	 Gate Stripe Width (um) 150 150 l50 150 ].50 200
f	 Gate Width per Ce11 (µm) 300 600 1200 2400 4800 9600
No. of Cells per Pellet 1 5 1 1 1 1
Drain Contact Width (µm) 2S 25 25 12 12 12
Souxce Post Width (µm) 50 50 50 30 30 30
Design Output Power (µm) 0.15 0.25 0.5 1.0 2.0 4.0
Calculated Flip-Chip Cell
Thermal Resistance (°EIw> 168 Sk 42 21 11 6
1
1
I
i
_..
